AUS920010117US1 Arndt et al. Method and Apparatus for Parity Error Recovery 1/3 103 101 102 104 PROCESSOR **PROCESSOR PROCESSOR PROCESSOR** 100 SYSTEM BUS 106 1/0 **MEMORY** -110 108-PCI BUS 116 120 BRIDGE CONTROLLER 118 114 160 **TERMINAL** PCI I/O 115 **BRIDGE ADAPTER** PCI HOST LOCAL **BRIDGE MEMORY** PCI **TERMINAL** PCI I/O BUS BRIDGE **ADAPTER** 161 119 PCI BUS 117 121 LOCAL 124 PCI BUS 128 MEMORY 126 122 162 PCI 1/0 TERMINAL 123 BRIDGE **ADAPTER** PCI HOST 112~ LOCAL BRIDGE PCI MEMORY PCI 1/0 **TERMINAL BUS** ADAPTER BRIDGE 163 127 PCI BUS 1/0 125 129 LOCAL BUS PCI BUS 132 136 **MEMORY** 134 130 **TERMINAL** PCI 1/0 131 BRIDGE **ADAPTER GRAPHICS** PCI HOST 148 **ADAPTER** BRIDGE PCI PCI 1/0 **TERMINAL** BUS BRIDGE **ADAPTER HARD** 150 DISK 135 PCI BUS 133 137 PCI BUS 142 146 144 140 PCI 1/0 TERMINAL 141 FIG. BRIDGE **ADAPTER** PCI HOST BRIDGE PCI PCI 1/0 **TERMINAL BUS** ADAPTER BRIDGE **SERVICE** 145 166 **PROCESSOR** PCI BUS 147 143

NVRAM

168-


I/O ADAPTER

AUS920010117US1

Arndt et al.

Method and Apparatus for

Parity Error Recovery



280

m /								
310	LOG RETURN RTAS DISPOSITION	NOT RECOVERED	FULLY RECOVERED	FULLY RECOVERED	FULLY RECOVERED	FULLY RECOVERED	FULLY RECOVERED	FULLY RECOVERED
308	LOG RETURN SEVERITY	FATAL (ERROR NOT SYNCHRONOUS TO CURRENT CONTEXT)	WARNING	WARNING	Warning	WARNING	WARNING	WARNING
FIG . 3 306	FIRMWARE	NONE	INVALIDATE D-CACHE	- INVALIDATE D-CACHE - DISABLE FAILING PORTION OF D-CACHE	INVALIDATE TLB ALL	INVALIDATE TLB ALL, DISABLE FAILING PORTION V OF ERAT OR TLB	INVALIDATE TLB ALL	INVALIDATE TLB ALL, DISABLE FAILING PORTION OF TLB
304	HARDWARE	SRR1[RI] = 0	SRR1[RI] = 1 AND SRR1[43] = 1 AND DSISR[18/19] = 1	SRR1[R1] = 1 AND SRR1[43] = 1 AND DSISR[18/19] = 1	SRR1[R1] = 1 AND SRR1[43] = 1 AND DSISR[20/21] = 1	SRR1[R1] = 1 AND SRR1[43] = 1 AND DSISR[20/21] = 1	SRR1[RI] = 1 AND SRR1[44:45] = 10	SRR1[RI] = 1 AND SRR1[44:45] = 10
302	ERROR DESCRIPTION	- LOST HW STATES	- D-CACHE PARITY - D-CACHE TAG PARITY UNDER THRESHOLD	- D-CACHE PARITY - D-CACHE TAG PARITY OVER THRESHOLD	- L/S TLB PARITY - L/S D-ERAT PARITY UNDER THRESHOLD	– L/S TLB PARITY – L/S D–ERAT PARITY OVER THRESHOLD	— IFETCH TLB PARITY UNDER THRESHOLD	– IFETCH TLB PARITY OVER THRESHOLD
		312~	318	320~	322	314	324	316

I'M ATA CAN THEN THE STATE OF THE THE The first was been been for a